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Abstract²In this paper, an interleaved switched-capacitor 
bidirectional DC-DC converter with a high step-up/step-down 
voltage gain is proposed. The interleaved structure is adopted in 
the low-voltage side of this converter to reduce the ripple of the 
current through the low-voltage side, and the series-connected 
structure is adopted in the high-voltage side to achieve the high 
step-up/step-down voltage gain. In addition, the bidirectional 
synchronous rectification operations are carried out without 
requiring any extra hardware, and the efficiency of the converter 
is improved. Furthermore, the operating principles, voltage and 
current stresses, and current ripple characteristics of the 
converter are analyzed. Finally, a 1kW prototype has been 
developed which verifies a wide voltage-gain range of this 
converter between the variable low-voltage side (50V-120V) 
and the constant high-voltage side (400V). The maximum 
efficiency of the converter is 95.21% in the step-up mode and 
95.30% in the step-down mode. The experimental results also 
validate the feasibility and the effectiveness of the proposed 
topology. 
Index Terms²Bidirectional DC-DC converter, Interleaved, 
Switched-capacitor, Synchronous rectification, 
Wide-voltage-gain range 
I. INTRODUCTION 
With the aggravation of the global energy crisis and the 
deterioration of the environment pollution, the renewable 
energy systems become very important in the world [1] , [2] . 
However, the renewable energy systems, including 
photo-voltaic systems and wind-power generating systems, 
cannot provide a stable power and supply enough instantaneous 
power when the load power suddenly increases. Energy storage 
systems, which are used to compensate the power fluctuation 
between the power generation side and the load side, play an 
important role in renewable energy power systems [3] , [4] . A 
bidirectional DC±DC converter is a key device for interfacing 
an energy storage element such as a battery pack or a 
super-capacitor pack, with a DC bus [5] , [6] . The voltage of a 
storage battery is typically 48V or lower, while the voltage of a 
DC bus is 400V or higher [7] . Thus, a bidirectional DC±DC 
converter with a wide voltage-gain range is desired for energy 
storage systems to connect a low-voltage battery with a 
high-voltage DC bus. 
There are two different types of bidirectional DC-DC 
converters in different applications, which include the isolated 
converters and non-isolated converters. The isolated converters 
include the Flyback, the Forward-Flyback, the half-bridge and 
the full-bridge. High voltage-gain is obtained by adjusting the 
turns ratio of the high frequency transformer. However, the 
leakage inductance of the transformer results in high voltage 
spikes on semiconductors. In order to reduce the voltage stress 
caused by the leakage inductance, a full bridge bidirectional 
DC-DC converter with a Flyback snubber circuit [8]  and a 
bidirectional DC-DC converter with an active clamp circuit [9]  
were proposed. Although the energy of the leakage inductor can 
be recycled, more additional circuits are required. Besides, 
when the input and the output voltages cannot match the turns 
ratio of the transformer, the switching loss will increase 
dramatically [10] . 
The non-isolated converters include the Cuk, Sepic/Zeta, 
coupled-inductor, conventional buck-boost, three-level [11] 
-[14] , multi-level and switched-capacitor [15] . Due to the 
cascaded configurations of two power stages, conversion 
efficiencies of Cuk and Sepic/Zeta are lower [16] , [17] . 
Coupled-inductor converters can achieve a high voltage gain by 
adjusting the turns ratio of the coupled inductor [18] , but the 
problem associated with the leakage inductor is still difficult to 
be solved and the converter's power converting and transferring 
capabilities are limited by the capacity of the magnetic core. By 
utilizing a coupled-inductor, the Sepic converter has been 
modified, and a high efficiency and high voltage-gain 
bidirectional DC-DC converter with soft-switching was 
proposed in [19] . But it requires extra active power 
semiconductors and capacitors. Conventional buck-boost 
converters are good candidates for low-voltage applications due 
to its high efficiency and low cost. Unfortunately, the drawbacks 
including the narrow voltage conversion range, the high voltage 
stress and extreme duty cycles of semiconductors make them 
not suitable for energy storage applications. Though the 
conventional two-phase interleaved bidirectional DC-DC 
converter in [20]  can reduce low-voltage side current ripples, 
but this converter still has disadvantages including the narrow 
voltage conversion range and the high voltage stress for power 
semiconductors. The voltage stress of power semiconductors of 
the bidirectional three-level DC-DC converters in [11] , [12]  is 
half that of the conventional two-phase interleaved bidirectional 
DC-DC converter, but its voltage-gain range is still narrow. 
Besides, the low-voltage and high-voltage side grounds of this 
converter are connected by a power semiconductor, the 
potential difference between the two grounds is a high 
frequency PWM voltage, which may result in more maintenance 
issues and EMI problems. The low-voltage and high-voltage 
sides of the bidirectional three-level DC-DC converter in [14]  
share the common ground, but the voltage-gain of this converter 
is still limited. In addition, this converter requires the 
complicated control scheme to balance the flying-capacitor 
voltage. The converters in [13] , and [21]  can achieve a high 
voltage gain, and the low voltage stress of power 
semiconductors. However, these converters need more power 
semiconductors, and require additional hardware circuits and 
control strategies to maintain the balanced voltage stress of 
 power semiconductors. The switched-capacitor converter 
structures and control strategies are simple and easy to expand. 
Different charging and discharging paths of the capacitors 
transfer energy to either the low-voltage or the high-voltage side 
to achieve a high voltage gain. Single capacitor bidirectional 
switched-capacitor converters were proposed in [22] , [23] , but 
the converter¶V efficiency is low. To reduce the input current 
ripple, interleaved switched-capacitor converters have been 
proposed in [24] -[27] . However, the converter in [24]  needs 
more components, and the inductor currents of the converter in 
[25]  are unbalanced when Db is not equal to 2Da. Although the 
bidirectional DC-DC converters in [26] , and [27]  just need four 
semiconductors, the maximum voltage stress of the converter in 
[26]  is that of the high voltage side, and the maximum voltage 
stress of the converter in [27]  is higher than that of the high 
voltage side. The bidirectional converters in [28] , and [29]  
only require three semiconductors. But their voltage-gain 
ranges are still small. In addition, the low-voltage and 
high-voltage side grounds of these converter are connected by a 
power semiconductor or an inductor, which will also cause extra 
EMI problems. Finally, the high voltage-gain converter in [30]  
needs more power components and fails to achieve bidirectional 
power flows. In addition, the balanced inductor currents just can 
be achieved when the number of the voltage multiplier stages is 
odd. The converter in [31]  suffers from the huge current ripple 
in the low-voltage side.  
These non-isolated bidirectional DC-DC converters referred 
above cannot simultaneously achieve the low current ripple, the 
low voltage stress of power semiconductors and the wide 
voltage-gain range. In order to solve this problem, an 
interleaved switched-capacitor bidirectional DC-DC converter 
is proposed in this paper. Comparing with the conventional 
two-phase interleaved bidirectional DC-DC converter and the 
bidirectional three-level DC-DC converter, the proposed 
converter has advantages including low current ripple, low 
voltage-stress of power semiconductors and wide voltage-gain 
range. In addition, the connection between the low-voltage and 
the high-voltage side grounds of the proposed converter is a 
capacitor rather than a power semiconductor. To achieve a high 
step-up gain, the capacitors are charged in parallel and 
discharged in series in the step-up mode. Opposite to the step-up 
mode, the high step-down ratio can also be obtained because 
two capacitors are charged in series and discharged in parallel. 
Furthermore, the capacitor voltage of the proposed converter is 
half of the high-voltage side voltage, and the efficiency is 
improved by synchronous rectification operation. This paper is 
organized as follows. In Section II, the topology of the 
interleaved switched-capacitor bidirectional DC-DC converter 
is presented. In Section III, the operating principles of the 
proposed converter are analyzed in detail. The steady-state 
characteristics of the converter are analyzed in Section IV and 
experimental results are analyzed in Section V.  
II. THE PROPOSED CONVERTER 
The proposed interleaved switched-capacitor bidirectional 
DC-DC Converter is shown in Fig. 1. This converter is 
composed of four modules. Clow is the energy storage/filter 
capacitor of the low-voltage side. Module 1 includes power 
semiconductors Q1, Q2, and energy storage/filter inductors L1, 
L2. In addition, L1-Q1 and L2-Q2 form the parallel structure of the 
low-voltage side. Module 2 is a switched-capacitor network, 
including switched-capacitor units C1-Q3, C2-Q4 and C3-Q5. The 
interleaved structure is used in the low-voltage side of this 
converter. In this case, the duty cycles of Q1 and Q2 are the same, 
and the phase difference between the gate signals S1 and S2 is 
180°. The low-voltage side, Module 1, Module 2 and the 
high-voltage side form the bidirectional DC-DC converter with 
the structure of the low-voltage-side in parallel and the 
high-voltage-side in series.  
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Fig. 1  The proposed topology of the interleaved switched-capacitor 
bidirectional DC-DC Converter. 
III. OPERATING PRINCIPLES 
To simplify the steady-state characteristics analysis of the 
proposed converter, several reasonable assumptions about the 
operating conditions are made as follows: (a) all the power 
semiconductors and energy storage components of the converter 
are treated as ideal ones, and the converter operates in the 
continuous conduction mode (CCM); (b) all the capacitances 
are large enough that each capacitor voltage is considered as 
constant in each switching period. 
A. Step-Up Mode 
When the energy flows from the low-voltage side to the 
high-voltage side, the output voltage Uhigh is stepped up from 
Ulow by controlling the power semiconductors of Q1, and Q2, and 
the anti-parallel diodes of Q3, Q4 and Q5. The relationship 
between d1 and d2 can be written as d1=d2=dBoost, where d1 and 
d2 are the duty cycles of Q1 and Q2 respectively. Fig. 2 shows the 
typical waveforms in the step-up mode, and Fig. 3 shows the 
current flow path of the proposed converter.  
Mode I: The power semiconductor Q1 is turned on and Q2 is 
turned off. The anti-parallel diode of Q3 is turned on, while the 
anti-parallel diodes of Q4 and Q5 are turned off. The current flow 
path of the proposed converter is illustrated in Fig. 3(a). The 
energy is transferred from the DC source Ulow to the inductor L1. 
Meantime, C1 is being charged by inductor L2, while C2 and C3 
are discharging. C2 and C3 are connected in series to provide 
energy for the load in the high voltage side. 
Mode II: The power semiconductors Q1 and Q2 are turned off. 
The anti-parallel diodes of Q3 and Q4 are turned on, while the 
anti-parallel diode of Q5 is turned off. The current flow path of 
the proposed converter is given in Fig. 3(b). Inductors L1 and L2 
are discharging. Meantime, C1 is charging from inductor L2, 
while C3 is discharging. The DC source Ulow, L1 and C3 output 
energy to the load. 
Mode III: The power semiconductor Q1 is turned off and Q2 
 is turned on. The anti-parallel diode of Q3 is turned off, while 
the anti-parallel diodes of Q4 and Q5 are turned on. The current 
flow path of the proposed converter is shown in Fig. 3(c). 
Inductor L1 is discharging, while L2 is charged by the DC source. 
Meantime, C3 is charged by C1, while C2 is charged by inductor 
L1. The DC source Ulow, L1 and C1 output energy to the load. 
Mode IV: Power semiconductors Q1 and Q2 are turned on. 
The anti-parallel diodes of Q3 and Q4 are turned off, while the 
anti-parallel diode of Q5 is turned on. The current flow path of 
the proposed converter is displayed in Fig. 3(d). Inductors L1 
and L2 are charged by the DC source Ulow in parallel. Meantime, 
C1 and C2 are discharging in series to provide energy for the 
load. 
S2
uQ2
S1
t
t
t
t
uQ1
t
t
t
t
uQ3
uQ4
uQ5
iL1
iL2
Uhigh/2
Uhigh/2
Uhigh/2
Uhigh/2
Uhigh/2
t
S1
S2
uQ1
uQ2
uQ3
uQ4
uQ5
iL1
iL2
Uhigh/2
Uhigh/2
Uhigh/2
Uhigh/2
Uhigh/2
t0 t2t1 t3 t4
t
t
t
t
t
t
t
t
t
Mo de I Mode II Mode III Mode II
t0 t2t1 t3 t4
Mode I Mo de IV Mo de III Mo de IV  
(a)                                                   (b) 
Fig. 2  Typical waveforms of the proposed converter in the step-up 
mode. (a) 0<dBoost<0.5. (b) dBoost<1. 
 
-
+
ClowUlow
C1
UC1
-+
-
+
C3 UC3
-
+
C2 UC2
-
+
Uhigh
S1 Q1
S2 Q2
S4
Q4
S3 Q3
S5
Q5
L1
L2
iL1
iL2
-+ uL1
-+ uL2
ilow ihigh
iC1
iC2
iC3
 
(a) 
 
-
+
ClowUlow
C1
UC1
-+
-
+
C3 UC3
-
+
C2 UC2
-
+
Uhigh
S1 Q1
S2 Q2
S4
Q4
S3 Q3
S5
Q5
L1
L2
-+
-+
ilow ihighiL1
iL2
uL1
uL2 iC1
iC2
iC3
 
(b) 
 
-
+
ClowUlow
C1
UC1
-+
-
+
C3 UC3
-
+
C2 UC2
-
+
Uhigh
S1 Q1
S2 Q2
S4
Q4
S3 Q3
S5
L1
L2
-+
-+
Q5
ilow ihighiL1
iL2
uL1
uL2 iC1
iC2
iC3
 
(c) 
iL1
iL2
uL1
uL2 iC1
iC2
iC3
 
-
+
ClowUlow
C1
UC1
-+
-
+
C3 UC3
-
+
C2 UC2
-
+
Uhigh
S1 Q1
S2 Q2
S4
Q4
S3 Q3
S5
L1
L2
-+
-+
Q5
ilow ihigh
 
(d) 
Fig. 3  Current flow path of the proposed converter in the step-up 
mode. (a) Mode I S1S2=10. (b) Mode II S1S2=00. (c) Mode III S1S2=01. 
(d) Mode IV S1S2=11. 
B. Step-Down Mode 
When energy flows from the high-voltage side to the 
low-voltage side, the output voltage Ulow is stepped down from 
Uhigh by controlling the power semiconductors Q3, Q4 and Q5, 
and the anti-parallel diodes of Q1 and Q2. The relationship 
between d3 and d4 can be written as d3=d4=dBuck, where d3 and d4 
are the duty cycles of Q3 and Q4 respectively. Fig. 4 shows the 
typical waveforms in the step-down mode, and Fig. 5 shows the 
current flow path of the proposed converter. 
Mode I: The power semiconductor Q3 is turned on, while Q4 
and Q5 are turned off. The anti-parallel diode of Q1 is turned on, 
and the anti-parallel diode of Q2 is turned off. The current flow 
path of the proposed converter is shown in Fig. 5(a). C2 and C3 
are charged by the DC source Uhigh in series. Meantime, 
inductors L1, L2 and C1 are discharging to provide energy for the 
load in the low voltage side. 
Mode II: Power semiconductors Q3 and Q4 are turned on, 
while Q5 is turned off. The anti-parallel diodes of Q1 and Q2 are 
turned off. The current flow path is shown in Fig. 5(b). C1 is 
discharging to transfer energy to inductor L2, and 
simultaneously outputting energy to the load. Meantime, the DC 
source Uhigh charges L1 and C3, and simultaneously outputs 
energy to the load. In addition, C2 is discharging to supply 
energy to L1 and the load. 
Mode III: The power semiconductor Q3 is turned off, while 
Q4 and Q5 are turned on. The anti-parallel diode of Q1 is turned 
off, and the anti-parallel diode of Q2 is turned on. The current 
flow path of the proposed converter is shown in Fig. 5(c). 
Inductor L2 is discharging to provide energy for the load. 
Meantime, the DC source Uhigh charges L1 and C1, and 
simultaneously provide energy for the load. In addition, C2 is 
discharging to supply energy to L1 and the load, and C3 is 
discharging to output energy to C1. 
Mode IV: Power semiconductors Q3 and Q4 are turned off, 
while Q5 is turned on. The anti-parallel diodes of Q1 and Q2 are 
turned on. The current low path of the proposed converter is 
shown in Fig. 5(d). L1 and L2 are discharging to provide energy 
for the load in parallel. Meantime, the DC source Uhigh charges 
C1 and C2 in series, and C3 is discharging to supply energy to C1.  
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Fig. 4  Typical waveforms of the proposed converter in the step-down 
mode. (a) 0<dBuck<0.5. (b) dBuck<1. 
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Fig. 5  Current flow path of the proposed converter in the step-down 
mode. (a) Mode I S3S4S5=100. (b) Mode II S3S4S5=110. (c) Mode III 
S3S4S5=011. (d) Mode IV S3S4S5=001. 
C. Synchronous rectification operation 
S1
S2
S3
S4
S5
t
t
t
t
t
td
td
td
td
tdtd
S1
S2
S3
S4
S5
t
t
t
t
t
td
td
td
td
  
         (a)                                            (b) 
 
-
+
ClowUlow
C1
UC1
-+
-
+
C3 UC3
-
+
C2 UC2
-
+
Uhigh
S1 Q1
S2 Q2
S4 Q4
S3 Q3
S5
Q5
L1
L2
iL1
iL2
step-up
-+ uL1
-+ uL2
without current
with current 
during dead time
 
(c) 
 
-
+
ClowUlow
C1
UC1
-+
-
+
C3 UC3
-
+
C2 UC2
-
+
Uhigh
S1 Q1
S2 Q2
S4 Q4
S3 Q3
S5
Q5
L1
L2
iL1
iL2
step-down
+
-
uL1
+
-
uL2
without current
with current 
during dead time
 
(d) 
Fig. 6  Synchronous rectification operating principle of the proposed 
bidirectional converter. (a) Gate signals and the dead time in the 
step-up mode (left). (b) Gate signals and the dead time in the 
step-down mode (right). (c) Current flow path in the step-up mode. (d) 
Current flow path in the step-down mode. 
As shown in Fig. 1, if the currents of the proposed interleaved 
switched-capacitor bidirectional converter flow into the 
corresponding anti-parallel diodes, it will result in the lower 
efficiency, as well as lower utilization of the power 
semiconductors. Therefore, a high step-up/step-down ratio 
switched-capacitor bidirectional DC-DC converter with 
synchronous rectification is proposed further in this paper.  
The synchronous rectification operating principle of the 
switched-capacitor bidirectional converter is shown in Fig. 6. In 
the step-up mode, the main power semiconductors Q1 and Q2 
switch according to gate signals S1 and S2 shown in Fig. 6(a). 
During the dead time td, the current has to fully flow into the 
corresponding anti-parallel diodes of Q3, Q4 and Q5. Otherwise, 
the current may flow into the controlled power semiconductors 
Q3, Q4 and Q5 due to their lower on-resistances and on-state 
voltage drops, as shown in Fig. 6(c), by means of the gate 
signals S3, S4 and S5 shown in Fig. 6(a). Similarly, in the 
step-down mode, the main power semiconductors Q3, Q4 and Q5 
switch according to gate signals S3, S4 and S5 shown in Fig. 6(b). 
During the dead time td, the current also has to fully flow into the 
anti-parallel diodes of Q1 and Q2. Otherwise, according to the 
gate signals S1 and S2 shown in Fig. 6(b), the current flows into 
the controlled power semiconductors Q1 and Q2, as shown in Fig. 
6(d). 
 Furthermore, the forward voltage drops of the anti-parallel 
diodes are close to zero. As a result, the controlled MOSFETs of 
the slave active power semiconductors can be turned on and 
turned off with ZVS, and the efficiency of the converter is 
further improved. 
D. Control strategy of bidirectional power flow 
Based on the operating principles above, the bidirectional 
power flow control strategy can be achieved as shown in Fig. 7. 
The voltages Uhigh and Ulow, and the current ilow are obtained by 
samplings. The interleaving structure is applied to reduce the 
current ripples. 
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Fig. 7 Control strategy of the bidirectional power flows. 
As shown in Fig. 7, the operating modes of the proposed 
bidirectional DC-DC converter switch between the step-down 
and the step-up, according to the power flow control signal Uc. 
It operates in the step-up mode when Uc=0, the voltage Uhigh is 
controlled by the Boost voltage controller with the reference 
voltage Uref-Boost in the voltage-loop. Meantime, the feedback 
current ilow is controlled by the Boost current controller with the 
reference current Iref-Boost in the current-loop. The corresponding 
PWM schemes as shown in Fig. 2 and Fig. 6(a) are selected to 
generate the gate signals S1~S5 in the step-up mode.  
Similarly, the converter operates in the step-down mode 
when Uc=1, the voltage Ulow is controlled by the Buck voltage 
controller with the reference voltage Uref-Buck, and the feedback 
current ilow is controlled by the Buck current controller with the 
reference current Iref-Buck, which is in the opposite direction to 
the reference current Iref-Boost. The corresponding PWM schemes 
as shown in Fig. 4 and Fig. 6(b) are also selected to generate the 
gate signals S1~S5 in the step-down mode. 
IV. ANALYSIS OF STEADY-STATE CHARACTERISTICS 
A. Voltage-gain in steady-state 
(1) Voltage-gain in step-up mode 
As shown in Fig. 2(a) and Fig. 3(c), in the range of 
0<dBoost<0.5, C1 and C3 are connected in parallel, so that the 
voltages of C1 and C3 are equal. According to Fig. 3(a)-(c) and 
the voltage-second balance principle on L1 and L2, the following 
equations can be obtained as 
               
Boost low Boost C2 low
Boost low Boost C1 low
C1 C3
(1 ) ( )
(1 ) ( )
d U d U U
d U d U U
U U
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Therefore, by simplifying (1), the following equations can be 
written as 
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According to (2), the voltage-gain of the proposed converter 
in the step-up mode is 2/(1-dBoost), which is twice as big as the 
voltage-gain of the conventional interleaved bidirectional 
DC-DC converter. In addition, the voltage stress of C1, C2 and 
C3 can be reduced to half of the voltage Uhigh, and UC2, UC3 are 
self-balanced due to the switched-capacitor technique. Similarly, 
the corresponding voltage equations of the proposed converter 
within the range of 0.5dBoost<1 can also be obtained, which are 
the same as those within the range of 0<dBoost<0.5. 
(2) Voltage-gain in the step-down mode 
        As shown in Fig. 4(a) and Fig. 5(c), within the range of 
dBuck<1, C1 and C3 are connected in parallel, so that the 
voltages of C1 and C3 are still equal. According to Fig. 5(a)-(c) 
and the voltage-second balance principle on L1 and L2, the 
following equations can be obtained as 
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Therefore, by simplifying (3), the following equations can be 
written as 
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According to (4), the voltage-gain of the proposed converter 
in the step-down mode is dBuck/2, which is half of the 
voltage-gain of the conventional interleaved bidirectional 
DC-DC converter. In addition, the voltage stress of C1, C2 and 
C3 are still half of the voltage Uhigh, and UC2, UC3 are still 
self-balanced, which are the same as those in the step-up mode. 
Similarly, the voltage equations of the proposed converter 
within the range of dBuck<1 can also be obtained, which are 
the same as those within the range of 0<dBuck<0.5.  
B. Inductor currents self-balance 
(1) Inductor currents self-balance in the step-up mode 
According to Fig. 3(a)-(c), the currents of C1, C2 and C3 are as 
follows, within the duty cycle range 0<dBoost<0.5 in the step-up 
mode. 
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where IL1, IL2 and Ihigh are the average currents of iL1, iL2 and ihigh, 
and IC1, IC2 and IC3 are the average currents of iC1, iC2 and iC3 in 
the step-up mode respectively. In addition, 
'
C1I is the average 
current of C1 when Q2 turns on. By applying the amp-second 
balance principle on capacitors C1, C2 and C3, the following 
equations (6)-(8) can be obtained as 
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In addition, the relationship Ilow=IL1+IL2 can be drawn in the 
step-up mode, according to Fig. 3. Then, substituting (8) into (6), 
Ilow, IL1 and IL2 can obtained as 
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In terms of (9), IL1 and IL2 are both half of the input current 
Ilow, i.e. the current self-balance is achieved in the step-up mode. 
Similarly, the corresponding current equations of the proposed 
converter within the duty cycle range 0.5dBoost<1 can also be 
obtained, which are the same as those within the duty cycle 
range 0<dBoost<0.5. 
(2) Inductor currents self-balance in the step-down mode 
The currents of C1, C2 and C3 can be written as follows within 
the duty cycle range 0<dBuck<0.5, by means of Fig. 5(a), (c) and 
(d), in the step-down mode. 
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where IL1, IL2 and Ihigh are the average currents of iL1, iL2 and ihigh, 
and IC1, IC2 and IC3 are the average currents of iC1, iC2 and iC3 in 
the step-down mode respectively. In addition, 
'
C1I is the average 
current of C1 when Q3 is turned off. By applying the amp-second 
balance principle on capacitors C1, C2 and C3, the following 
equations (11)-(13) can be obtained as 
               
  'Buck s L2 Buck s C1
C1
s
'Buck
L2 C1
Buck
1
=0=
1
=
d T I d T I
i
T
d
I I
d
  
   
                  (11) 
         
   Buck s high L1 Buck high
C2
s
L1 high
Buck
1
=0=
1
=
d T I I d I
i
T
I I
d
  
   
             (12) 
       
   'Buck s high Buck s high C1
C3
s
'
C1 high
Buck
1
=0=
1
=
1
d T I d T I I
i
T
I I
d
  
    
            (13) 
According to Fig. 5, the current relationship Ilow=IL1+IL2 can 
also be drawn in the step-down mode. Then, substituting (13) 
into (11), Ihigh, IL1 and IL2 can achieved as 
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By means of (14), IL1 and IL2 are also half of the input current 
Ilow, i.e. the current self-balance is also obtained in the 
step-down mode. In a similar way, the corresponding current 
equations of the proposed converter within the duty cycle range 
0.5dBuck<1 can also be obtained, which are the same as those 
within the duty cycle range 0<dBuck<0.5. 
Based on the analysis previously described, inductor currents 
self-balance can be achieved within the full duty cycle range for 
the proposed converter, in both step-up and step-down modes. 
This contributes to accurate current sensing, and eliminates an 
extra control loop that may require high performance circuits to 
balance phase currents.  
C. Voltage and current stresses of power semiconductors 
(1) Voltage stress 
As shown in Fig. 3(b, c) in the step-up mode and Fig. 5(b, c) 
in the step-down mode, power semiconductor Q1 is turned off 
and Q4 is turned on, so that Q1 and C2 are connected in parallel. 
Therefore the voltages of Q1 and C2 are equal. Similarly, the 
voltages of the other power semiconductors can also be 
obtained. According to (2) in the step-up mode and (4) in the 
step-down mode, the voltage stress for the power 
semiconductors can be written as follows 
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Based on (15), all the voltage stresses of the power 
semiconductors and capacitors are half of the voltage Uhigh.  
(2) Current stress 
According to Fig. 3 and (9), the current stress of the power 
semiconductors in the step-up mode can be obtained by 
applying voltage-balance principle on C1, C2 and C3 
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  Similarly, according to Fig. 5 and (14), the current stress of the 
power semiconductors in the step-down mode can be obtained 
as (17) 
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  Based on (16) and (17), it can be seen that the current stress of 
Q2 is higher than that of Q1. But it is easier to choose a MOSFET 
with the high rated current rather than the one with the high 
rated voltage. Furthermore, the proposed bidirectional 
converter can obtain a high voltage gain while the duty cycle is 
in the range of 0.5<dBoost<1 in the step-up mode or 0<dBuck<0.5 
in the step-down mode. Therefore, the difference of the current 
stress between Q1 and Q2 is limited, and it will not affect the 
selection of the power semiconductors.  
D. Analysis of current ripples 
(1) Analysis of current ripples in the step-up mode 
In the step-up mode within the range of 0<dBoost<0.5, it is 
assumed that L1=L2=L. According to Fig. 3, the current ripples 
of iL1, iL2 and ilow can be derived as follows  
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Where ǻiL1, ǻiL2 and ǻilow are the current ripples of iL1, iL2 and 
ilow. Similarly, the current ripples of iL1, iL2 and ilow within the 
range of 0.5dBoost<1 can be described as follows 
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(2) Analysis of current ripples in the step-down mode 
In the step-down mode within the range of 0<dBuck<0.5, it is 
also assumed that L1=L2=L. According to Fig. 5, the current 
ripples of iL1, iL2 and ilow can be derived as follows  
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Where ǻiL1, ǻiL2 and ǻilow are the current ripples of iL1, iL2 and 
ilow. Similarly, the current ripples of iL1, iL2 and ilow within the 
range of 0.5dBuck<1 can be described as follows 
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Assuming that L1=L2=L ȝ+ fs=20kHz, Uhigh=400V, 
Ulow=50V~120V, and the rated output power Pn=1kW. The 
current ripple rate of iL1, iL2 and ilow is shown in Fig. 8, where 
ǻi/I is defined as the current ripple rate. According to Fig. 8, the 
current ripple of the low-voltage side current ilow is smaller than 
those of iL1 and iL2 in both step-up and step-down modes. When 
Uhigh=400V and Ulow=50V~120V, the duty cycle varies in the 
range of 0.4<dBoost<0.75 in the step-up mode according to (2), 
and varies in the range of 0.25<dBuck<0.6 in the step-down mode 
in terms of (4). The current ripple rate of the low-voltage side 
current ilow is further reduced within the corresponding duty 
cycle range. Taking the step-up operating state as an example, 
when DC source is in the range of Ulow=50V~120V, the 
minimum ripple rate of the low-voltage side current is 0% when 
the duty cycle is dBoost ,QWKHUDQJHRIdBoost<0.5, the 
maximum ripple rate of the low-voltage side current arrives at 
27.4% when the duty cycle is dBoost=0.4. In addition, the 
maximum current ripple rate of the low-voltage side arrives at 
21.1% when the duty cycle is dBoost=0.67 within the range of 
0.5<dBoost<0.75. 
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Fig. 8 The current ripple rate of iL1, iL2 and ilow. 
E. Comparisons with other bidirectional solutions 
According to the analysis above, the comparisons can be 
drawn among the proposed and the other bidirectional solutions 
in the step-up mode, as shown in Tab. 1. The bidirectional 
DC-DC converter in [14]  only needs one inductor, but its ideal 
voltage-gain 1/(1-d) is limited due to the effects of parasitic 
resistance and extreme duty cycles. Although the voltage stress 
across the four semiconductors of this converter is half of the 
high-side voltage Uhigh, the current stress of the power 
semiconductors is rather high. In addition, this converter 
requires a complicate control scheme to balance the 
flying-capacitor voltage. The interleaved bidirectional DC-DC  
 Tab. 1 Comparisons among the proposed and the other bidirectional solutions 
Bidirectional 
Solutions 
Voltage Gain 
Amount of 
Semiconductors 
Amount of 
Inductors 
Maximum Voltage 
Stress of 
Semiconductors 
Inductor Currents 
Balancing 
Converter in [14]  Ulow/(1-d) 4 1 Uhigh/2 - 
Converter in [20]  Ulow/(1-d) 4 2 Uhigh YES 
Converter in [25]  3Ulow/(1-d) 5 2 2Uhigh/3 When Db=2Da 
Converter in [26]  2Ulow/(1-d) 4 2 Uhigh YES 
Converter in [27]  Ulow/(1-d)2 4 2 Uhigh+ Uhigh(1-d) When d=0.5 
Proposed converter 2Ulow/(1-d) 5 2 Uhigh/2 YES 
converter in [20]  can reduce the current ripples in the 
low-voltage side, but it still has the disadvantages including the 
small voltage gain range and the high voltage stress across the 
power semiconductors. The interleaved bidirectional DC-DC 
converters in [25] -[27] have achieved a high voltage-gain, but 
the maximum voltage stress across the semiconductors of these 
converters are 2Uhigh/3, Uhigh and Uhigh+ Uhigh(1-d) respectively, 
rather than Uhigh/2, which will increase the switching losses and 
reduce the conversion efficiency. Besides, the converter in [27]  
can only achieve the inductor currents balance when the duty 
cycles are d=0.5, and the inductor currents of the converter in 
[25]  are unbalanced when Db is not equal to 2Da. Regarding the 
proposed interleaved bidirectional DC-DC converter, the 
number of main components is equal to that of the converter in 
[25] , the voltage stress across all semiconductors and 
capacitors is Uhigh/2, and its voltage gain is higher than that in 
[14]  and [20] . In addition, the inductor currents and the 
capacitor voltage self-balances can also be obtained within the 
full duty cycle range, in both step-up and step-down modes. 
A. Small-signal modeling 
It is assumed that the power semiconductors, the inductors, 
and the capacitors are all ideal. Then, the average model and the 
small-signal model can be obtained by using the state-space 
averaging method. According to Fig. 3(c)-(d) in the step-up 
mode (or Fig. 5(c)-(d) in the step-down mode), C1 and C3 are 
connected in parallel when Q2 and Q5 turn on, and Q3 turns off. 
It means the voltages across C1 and C3 are equal. So, there is an 
invalid state variable. By considering the equivalent series 
resistance (e.g. r=0.23ȍ for C1), the coupling between the 
capacitors can be removed to avoid the invalid state variables. 
(1) Small-signal modeling in the step-up mode 
When the proposed bidirectional converter operates in the 
step-up mode in the range 0<dBoost<0.5, the main power 
semiconductors Q1 and Q2 have three effective switching states: 
S1S2=[10, 00, 01]. ulow(t), uhigh(t), and d1(t), d2(t) are the input 
variable, the output variable and the control variables 
respectively. iL1(t), iL2(t), uC1(t), uC2(t) and uC3(t) are the state 
variables. When S1S2=10, the converter operates in Mode I (as 
shown in Fig. 3(a)), and its operating time is d1(t)u Ts. So, the 
state space average model can be obtained as follows 
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  (22) 
where RL-Boost is the equivalent load resistance in the step-up 
mode. When S1S2=00, the converter is operating in Mode II (as 
shown in Fig. 3(b)), and its operating time is [1-d1(t)-d2(t)]u Ts. 
The state space average model can be written as 
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 (23) 
When S1S2=01, the converter operates in Mode III (as shown in 
Fig. 3(c)), and its operating time is d2(t)u Ts. The state space 
average model can be achieved as 
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Combining (22) and (23) with (24), the average model of the 
converter can be obtained as: 
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  (25) 
In the duty cycle range 0.5<dBoost<1, the main power 
semiconductors Q1 and Q2 also have three effective switching 
 states: S1S2=[10, 11, 01], and the converter is operating in Mode 
I, Mode IV and Mode III (as shown in Fig. 3). Their 
corresponding operating times are [1-d2(t)] u Ts, 
[d1(t)+d2(t)-1]u Ts and [1-d1(t)]u Ts, respectively. Similarly, the 
corresponding average model of the proposed converter within 
the duty cycle range 0.5dBoost<1 can also be obtained, which is 
the same as that within the duty cycle range 0<dBoost<0.5. 
Assuming that d1=d2=dBoost, the state variables, the input 
variable, the output variable and the control variable can be 
described by using the small-signal disturbance variables as: 
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where IL1, IL2, UC1, UC2, UC3, Ulow, Uhigh and DBoost are the steady 
state components, 
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Ö ( )u t , 
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Ö ( )u t and BoostÖ ( )d t  are the corresponding small-signal 
disturbance variables. As a result, the small-signal model of the 
converter can be written as 
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(27) 
According to (27) and the experimental parameters in Tab. 2, 
when the input voltage is Ulow=50V, the control-to-output 
transfer function in the step-up mode can be achieved from the 
time domain to the complex frequency domain as 
high Boost
low
11 4 7 3 3 2 2
1
high
Boost
(
5 5 11 4 9
) 0
3 6 2 4
2.6 10 10 7 10 1.5 10 1597
1.3 10 1.7 10 1.
( )
( )
2 10 8.7 10 2.3 10
( )
1.2
1
u d
u s
s s s s
s
u s
G s
d s
s s s s

   

 


   
 u u  u  u 
u  u  u  u  u
 

 
(28) 
(2) Small-signal modeling in the step-down mode 
When the proposed bidirectional converter operates in the 
step-down mode in the duty cycle range 0<dBuck<0.5, the main 
power semiconductors Q3, Q4 and Q5 have three effective 
switching states: S3S4S5=[100, 001, 011]. uhigh(t), ulow(t), and 
d3(t), d4(t), d5(t) are the input variable, the output variable and 
the control variables respectively. iL1(t), iL2(t), uC1(t), uC2(t) and 
uC3(t) are the state variables. In addition, C2 and C3 are 
connected in series, then connected with the DC source Uhigh in 
parallel. So, the equivalent series resistance (e.g. r1=0.1ȍ for 
the DC source Uhigh) is considered to avoid the invalid state 
variables. When S3S4S5=100, the converter is operating in 
Mode I (as shown in Fig. 5(a)), and its operating time is 
d3(t)u Ts. The state space average model can be obtained as 
follows 
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 (29) 
where RL-Buck is the equivalent load resistance in the step-down 
mode. When S3S4S5=011, the converter operates in Mode III 
(as shown in Fig. 5(c)), and its operating time is d4(t)u Ts. So, 
the state space average model can be written as 
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(30) 
When S3S4S5=001, the converter is operating in Mode IV (as 
shown in Fig. 5(d)), and its operating time is [1-d3(t)-d4(t)]u Ts. 
The state space average model can be achieved as 
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(31) 
Combining (29), and (30) with (31), the average model of the 
converter can be obtained as: 
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 (32) 
In the duty cycle range 0.5<dBuck<1, the main power 
semiconductors Q3, Q4 and Q5 also have three effective 
switching states: S3S4S5=[100, 110, 011], the converter is 
operating in Mode I, Mode II and Mode III (as shown in Fig. 
 5), and their operating times are [1-d4(t)] u Ts, 
[d3(t)+d4(t)-1]u Ts and [1-d3(t)]u Ts, respectively. In a similar 
way, the corresponding average models of the proposed 
converter within the duty cycle range 0.5dBuck<1 can also be 
obtained, which are the same as those within the duty cycle 
range 0<dBuck<0.5. Assuming that d3=d4=dBuck, the state 
variables, the input variable, the output variable and the control 
variables can be described by using the small-signal disturbance 
variables as: 
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where IL1, IL2, UC1, UC2, UC3, Uhigh, Ulow and DBuck are the steady 
state components, 
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Ö ( )u t  and BuckÖ ( )d t  are the corresponding small-signal 
disturbance variables. As a result, the small-signal model of the 
converter can be written as 
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(34) 
In terms of (34) and the experimental parameters in Tab. 2, 
when the output voltage is Ulow=50V, the control-to-output 
transfer function in the step-down mode can be achieved from 
the time domain to the complex frequency domain as 
low Buck
high
12 4 7 3 4 2 2
2
low
Buck
( )=0
1 6 17 5 13 4 10 3 6 2 4
2.4 10 10 8.7 10
( )
( )
3.1 10 199
1.1 10 5.7 10 4.5 10 9.5 10 4.5 10 2.3 10
)
1 2
1
(
.
u d
u s
u s
G s
d
s s s s
s s s s s s
s 
  



     
u u  u  u 
u  u  u  u  u  u
 
 
 (35) 
V. EXPERIMENTAL RESULTS AND AYALYSIS 
In order to verify the feasibility of the proposed converter, a 
1kW experimental prototype of the interleaved 
switched-capacitor bidirectional DC-DC converter is developed, 
which is shown in Fig. 9. The experiment parameters are shown 
in Tab. 2.  
 
Fig. 9 The experimental prototype of the interleaved 
switched-capacitor bidirectional DC-DC converter. 
Tab. 2 Experiment parameters. 
Parameters Values 
Rated power Pn 1 kW 
Storage/filter capacitor Clow 520 ȝF  
Switched-capacitors C1, C2 and C3 520 ȝF  
Storage/filter inductor L1 353 ȝH  
Storage/filter inductor L2 347 ȝH  
High voltage side Uhigh 400 V 
Low voltage side Ulow 50~120 V 
Switching frequency fs 20 kHz 
Power semiconductors Q1~Q5 IXTK 102N30P 
A. Experimental results in the step-up mode 
The voltage waveforms of the main and slave power 
semiconductors of the proposed converter in the step-up 
operation mode are shown in Fig. 10 and Fig. 11, respectively. 
The PWM voltage of each power semiconductors is 200V, 
namely half of Uhigh, which validates the analysis in Section IV. 
In addition, the current flows through the anti-parallel diodes of 
Q3, Q4 and Q5 during the dead time, and the blocking voltages of 
Q3, Q4 and Q5 are around zero. Otherwise, the controlled 
MOSFETs Q3, Q4 and Q5 are turned on and turned off with ZVS 
by the synchronous rectification, e.g. the gate signal S4 and the 
voltage stress of Q4 as shown in Fig. 11. 
UQ1(100V/div)
UQ2(100V/div)
d1Ĭ0.78
d2Ĭ0.78
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Fig. 10 The PWM voltages of power semiconductors Q1 and Q2. 
When the input voltage is Ulow=50V, the output voltage Uhigh 
and the voltage across C3 are shown in Fig. 12. According to Fig. 
12, the voltage across C3 is 200V (i.e. half of the output voltage). 
In addition, the potential difference between the input and 
output side grounds of this converter is just the voltage across 
C3 (i.e. the constant voltage 200V with very small ripple), rather 
than the PWM voltage. 
The input and inductor currents of the proposed converter in 
the step-up operation mode are shown in Fig. 13. The inductor 
currents iL1 and iL2 are shown in Fig. 13(a). Fig. 13(b) shows the 
 input current ilow and the inductor current iL1. According to Fig. 
13, the current ripple rates of iL1 and iL2 are about 49%, and the 
current ripple rate of the input current is only 17.6%. According 
to (19), the ripple rate of iL1 and iL2 is 53.57%, and the current 
ripple rate of ilow is 17.86% theoretically, which agree with the 
experimental results. The conclusion that the current ripple of 
ilow is much lower than the current ripple of iL1 and iL2 can be 
obtained. 
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ZVS
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Fig. 11 Gate signal and voltage stress across synchronous rectification 
power switch Q4. 
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Fig. 12 Voltages Uhigh and UC3 when the input voltage is Ulow=50V. 
The input and capacitor current waveforms of the proposed 
converter operating in the step-up mode are shown in Fig. 14, 
when the input voltage is Ulow=50V and the output voltage is 
Uhigh=400V. From Fig. 14, it can be observed that the amplitude 
of iC1 is higher than those of iC2 and iC3, and the maximum 
charge current of C1 is nearly equal to half of that of ilow. 
According to Fig. 3(a), the current flowing through Q3 is the 
charging current of C1. Thus, the conclusion that the current 
stress of Q3 is reduced to half of the input current can be 
obtained, which agrees with the theoretical analysis previously 
mentioned in (16). Besides, the average amplitude of the 
charging or the discharging current of C3 is the smallest one 
(less than 2A), which is conducive to reduce the voltage 
fluctuations between the input and output side grounds of this 
converter. 
In the step-up mode, the output voltage can stay constant 
around the reference voltage 400V with the action of the voltage 
control loop. Fig. 15 illustrates the dynamical responses of the 
output voltage and the input voltage when the input voltage is 
changed from 120V to 50V continuously.  According to Fig. 15, 
when the input voltage Ulow varies continuously from 120V to 
50V, the output voltage still stays around 400V, which means 
the proposed converter can obtain a wide voltage-gain range 
varying from 3.3 to 8. 
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(b) 
Fig. 13 The input current ilow, inductor currents iL1 and iL2 when the 
input voltage is Ulow=50V and the output voltage is Uhigh=400V. (a) 
Inductor currents iL1 and iL2. (b) The input current ilow and the inductor 
current iL1. 
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Fig. 14 The input current ilow, capacitor currents iC1, iC2 and iC3 in the 
step-up mode. (a) The input current ilow and the capacitor current iC1. (b) 
Capacitor currents iC2 and iC3. 
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Fig. 15 The output voltage and the wide-range changed input voltage 
from 120V to 50V in the step-up mode. 
B. Experimental results in the step-down mode 
The voltage waveforms of the main and slave power 
semiconductors of the proposed converter in the step-down 
operation mode are shown in Fig. 16 and Fig. 17 respectively. 
Similar to the experimental results in the step-up mode, the 
PWM voltage of each power semiconductors is 200V, which is 
half of the high-voltage side Uhigh. In addition, the slave power 
semiconductors Q1 and Q2 are also turned on and turned off with 
ZVS in the synchronous rectification operation, and the gate 
signal S1 and the voltage stress of Q1 are shown in Fig. 17. 
When the output voltage is Ulow=50V, the input voltage Uhigh 
and the voltage across C3 are shown in Fig. 18. According to Fig. 
18, the voltage across C3 is also at constant 200V (i.e. half of the 
output voltage). In addition, the potential difference UC3 
between the input and output side grounds of this converter also 
has a very small ripple and dv/dt, which is the same as that in the 
step-up mode. 
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Fig. 16 The PWM voltages of power semiconductors Q3 and Q4. 
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Fig. 17 Gate signal and voltage stress of synchronous rectification 
power semiconductor Q1. 
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Fig. 18 Voltages Uhigh and UC3 when the output voltage is Ulow=50V. 
The output and inductor current waveforms of the proposed 
converter in the step-down operation mode are shown in Fig. 19. 
The inductor currents iL1 and iL2 are shown in Fig. 19(a). Fig. 
19(b) shows the output current ilow and the inductor current iL1. 
According to Fig. 19, the current ripple rate of iL1 is 46%, and 
the current ripple rate of iL2 is 50.6%. In addition, the current 
ripple rate of the output current is 17.65%. According to (20), 
the ripple rate of iL1 and iL2 is 53.57%, and the ripple rate of ilow 
is 17.86% theoretically, which are in accordance with the 
experimental results. The conclusion that the current ripple of 
ilow is much lower than the current ripple of iL1 and iL2 can be 
obtained. 
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Fig. 19 The output current ilow, inductor currents iL1 and iL2 when the 
output voltage is Ulow=50V and the input voltage is Uhigh=400V. (a) 
Inductor currents iL1 and iL2. (b) The output current ilow and the 
inductor current iL1. 
Fig. 20 shows the output and capacitor current waveforms of 
the proposed converter in the step-down mode, when the input 
voltage is Uhigh=400V and the output voltage is Ulow=50V. From 
Fig. 20, it can be seen that the amplitude of iC1 is also higher than 
those of iC2 and iC3, and the maximum discharging current of C1 
 is also nearly equal to half of that of ilow. According to Fig. 5(a), 
the current flowing through Q3 is the discharging current of C1. 
Thus, the conclusion that the current stress of Q3 is also reduced 
to half of the output current can be achieved, which also agrees 
with the theoretical analysis previously mentioned in (17). 
Besides, the average amplitude of the charging or the 
discharging current of C3 is also the smallest one (less than 2A), 
which is the same as that in the step-up mode. 
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Fig. 20 The output current ilow, capacitor currents iC1, iC2 and iC3 in the 
step-down mode. (a) The output current ilow and the capacitor current 
iC1. (b) Capacitor currents iC2 and iC3. 
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Fig. 21 The input voltage and the wide-range changed output voltage 
from 50V to 120V in the step-down mode. 
Fig. 21 can be used to validate the converter¶s function of 
charging the super-capacitors or the batteries.  According to Fig. 
21, when the input voltage stays around 400V, the output 
voltage Ulow varies continuously from 50V to 120V under the 
control of the voltage loop (i.e. a PI controller), in which the 
reference voltage is adjusted from 50V to 120V over 10 seconds, 
while the input voltage keeps at 400V. Therefore, it means the 
proposed converter can obtain a wide voltage-gain range 
varying from 1/8 to 1/3.3, and it can charge the super-capacitors 
or the batteries in a wide terminal voltage range. 
C. Bidirectional power flow experiment 
Fig. 22 shows the hybrid energy sources storage system, 
where the super-capacitor bank adopts the super-capacitor of 
CSDWELL's model MODWJ001PM031Z2. In addition, the 
battery in the hybrid energy sources is a lithium iron phosphate 
battery with the rated voltage of 48V. The experimental results 
of the bidirectional power flow control are shown in Fig. 23. 
In the hybrid energy storage sources system shown in Fig. 22, 
Udc is the DC bus voltage, Ubat and Ibat are the output voltage and 
output current of the battery, Usc and Isc are the output voltage 
and output current of the super-capacitor, and Idc is the load 
current. In the experiment of the bidirectional power flow 
control, the output voltage of the battery is about 50V, the 
output voltage of the super-capacitor is around 40V, and the DC 
bus power varies with the step changes from 400W to 650W. 
The interleaved switched-capacitor bidirectional DC-DC 
converter proposed in this paper is applied to interface the 
super-capacitor and the DC bus, and it operates according to the 
control strategy shown in Fig. 7. 
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Fig. 22 Hybrid energy sources storage system. 
Fig. 23 shows the variations of ibat and isc during the sudden 
increase and decrease in the loads of the proposed bidirectional 
converter, when super-capacitors are operating. According to 
Fig. 23, when the power required by the DC bus is changed from 
400W to 650W with a step change, the control system sets the 
control signal Uc to "zero". At the same time, the proposed 
switched-capacitor bidirectional converter responds quickly 
and operates in the step-up mode. The current Isc increases from 
zero to 6A in 20ms approximately, and the instantaneous power 
provided by the super-capacitor is nearly equal to the required 
power change of the DC bus, avoiding the step change current 
from the battery, which may shorten the life of the battery. As a 
result, the current of the battery rises from 8A to 13A gradually, 
and the current of the super-capacitor falls to zero from Isc=6A. 
Similarly, when the power required by the DC bus is changed 
from 650W to 400W with a step change, the control system sets 
the control signal Uc to "1". At the same time, the proposed 
switched-capacitor bidirectional converter responds quickly 
and operates in the step-down mode. The current Isc increases 
from zero to 6A with the opposite direction in 20ms 
approximately. As a result, the current from the battery falls 
from 13A to 8A gradually, and the current of the 
super-capacitor falls to zero from Isc=-6A.  
 Fig. 24 shows the variations of ibat and isc with the same load 
step change, when super-capacitors are not operating. 
According to Fig. 24, when the DC bus demand power is 
changed from 400W to 650W with a step change, the current Ibat 
quickly increases from 8A to 13A with a step change. When the 
DC bus demand power is changed from 650W to 400W with a 
step change, the current Ibat quickly decreases from 13A to 8A 
with a step change. It is seen that when the load power varies 
with a step change, the battery has to tolerate the step change 
current, and this is easy to cause the impact on the battery itself 
GXULQJ WKH SURFHVV RI WKH HOHFWULF YHKLFOH¶V DFFHOHUDWLRQ DQG
deceleration, and then shorten its service life. 
Comparing the experimental results of Fig. 23 and Fig. 24, it 
is seen that when the DC bus demand power quickly increases or 
decreases, the proposed switched-capacitor bidirectional 
converter can respond quickly according to the control signal Uc, 
and the super-capacitor can compensate (take in and send out) 
the power gap between the battery and the DC bus side to ensure 
that the current output from the battery changes more slowly and 
therefore, avoid reduction of the battery life. 
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Fig. 23 Experimental results of bidirectional power flow control 
(super-capacitors are operating). 
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Fig. 24 Experimental results of bidirectional power flow control 
(super-capacitors are not operating). 
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Fig. 25  Efficiencies of the proposed switched-capacitor bidirectional 
converter in step-up and step-down modes (Uhigh=400V, 
Ulow=50V~120 V, Pn=1kW). 
The efficiencies of the proposed bidirectional DC-DC 
converter in the step-up and step-down modes are shown in Fig. 
25 when the high-voltage side Uhigh is 400V and the low-voltage 
side Ulow varies from 50V to 120V or 120V to 50V continuously. 
The efficiencies are measured by the power analyzer 
YOKOGAWA/WT3000. According to Fig. 25, the measured 
efficiencies are from 91.88% (Ulow=50V) to 95.21% 
(Ulow=120V) in the step-up mode, and from 92.60% (Ulow=50V) 
to 95.30% (Ulow=120V) in the step-down mode. With the 
constant load Pn=1kW and Uhigh=400V in the step-up/down 
modes, the effective values of the low side currents increase due 
to the decrease of the low side voltages (i.e. the increase of the 
voltage-gain). Therefore, the turn-on/off losses, and the 
conduction losses of the power semiconductors will raise, as 
well as the conduction losses of the equivalent series resistors of 
the circuit. Moreover, the maximum efficiency arrives at 
95.21% and 95.30% in the step-up and step-down modes 
respectively when the low-voltage side Ulow is 120V, and the 
efficiency in the step-down mode is slightly higher than that in 
the step-up mode. 
VI. CONCLUSIONS 
In this paper, an interleaved switched-capacitor bidirectional 
DC-DC converter has been introduced. The proposed topology 
can benefit from high step-up/step-down ratio, a wide 
voltage-gain range and avoiding of the extreme duty cycles. In 
addition, this converter has the advantages of the low voltage 
stress of power semiconductors and capacitors, and low current 
ripples in the low-voltage side. Besides, the slave active power 
semiconductors allow ZVS turn-on and turn-off, and the 
efficiency of the converter is improved. The capacitor voltages 
and the inductor currents can be easily balanced due to the 
self-balance function. The proposed bidirectional DC-DC 
converter has good dynamic and steady-state performance and 
is suitable for the power interface between the low-voltage 
battery pack and the high-voltage DC bus for various new 
energy storage systems. 
REFERENCES 
[1]  .6XQ/=KDQJ<;LQJDQG-0*XHUUHUR³$GLVWULEXWHGFRQWURO
strategy based on DC bus signaling for modular photovoltaic generation 
syVWHPVZLWKEDWWHU\HQHUJ\VWRUDJH´IEEE Trans. Power Electron., vol. 
26, no. 10, pp. 3032±3045, Oct. 2011. 
[2]  36DQFKLV-/RSH]$8UVXDDQG/0DUUR\R³(OHFWURQLFFRQWUROOHG
GHYLFHIRUWKHDQDO\VLVDQGGHVLJQRISKRWRYROWDLFV\VWHPV´IEEE Power 
Electron. Lett., vol. 3, no. 2, pp. 57±62, Jun. 2005. 
[3]  X. Lu, K. Sun, J. M. Guerrero, J. C. Vasquez, and L. Huang, 
³6WDWH-of-charge balance using adaptive droop control for distributed 
energy storage systems in DC micro-grid DSSOLFDWLRQV´ IEEE Trans. Ind. 
Electron., vol. 61, no. 6, pp. 2804±2815, Jun. 2014. 
[4]  5*XOHV-'33DFKHFR+/+H\DQG-,PKRII³$PD[LPXPSRZHU
point tracking system with parallel connection for PV stand-alone 
DSSOLFDWLRQV´IEEE Trans. Ind. Electron., vol. 55, no. 7, pp. 2674±2683, 
Jul. 2008. 
[5]  5-:DL5<'XDQDQG.+-KHQJ³+LJK-efficiency bidirectional 
dc±dc converter with high-YROWDJHJDLQ´ IET Power Electron., vol. 5, no. 
2, pp. 173±184, Feb. 2012. 
[6]  5<'XDQDQG-'/HH³+LJK-efficiency bidirectional dc±dc converter 
ZLWKFRXSOHGLQGXFWRU´IET Power Electron., vol. 5, no. 1, pp. 115±123, 
Jan. 2012. 
 [7]  W. Li, C. Xu, H. Yu, Y. Gu, and X. He, “Analysis, design and 
implementation of isolated bidirectional converter with 
winding-cross-coupled inductors for high step-up and high step-down 
conversion system,” IET Power Electron., vol. 7, no. 1, pp. 67–77, Jan. 
2014. 
[8]  T. F. Wu, Y. C. Chen, J. G. Yang, and C. L. kuo, “Isolated bidirectional 
full-bridge dc–dc converter with a flyback snubber,” IEEE Trans. Power 
Electron., vol. 25, no. 7, pp. 1915–1922, Jul. 2010. 
[9]  G. Chen, Y. S. Lee, S. Y. R. Hui, D. Xu, and Y. Wang, “Actively 
clamped bidirectional flyback converter,” IEEE Trans. Ind. Electron., 
vol. 47, no. 4, pp. 770–779, Aug. 2000. 
[10]  A. Rodriguez, A. Vazquez, D. G. Lamar, M. M. Hernando, and J. 
Sebastian, “Different purpose design strategies and techniques to 
improve the performance of a dual active bridge with phase-shift 
control,” IEEE Trans. Power Electron., vol. 30, no. 2, pp. 790–804, Feb. 
2015. 
[11]  C.-C. Lin, L.-S. Yang, and G.-W. Wu, “Study of a non-isolated 
bidirectional DC–DC converter,” IET Power Electron., vol. 6, no. 1, pp. 
30–37, 2013. 
[12]  P. J. Grbovi´c, P. Delarue, P. Le Moigne, and P. Bartholomeus, “A 
bidirectional three-level dc-dc converter for the ultracapacitor 
applications,” IEEE Trans. Ind. Electron., vol. 57, no. 10, pp. 
3415–3430, Oct. 2010. 
[13]  P. Wang, C. Zhao, Y. Zhang, J. Li, Y. Gao, “A bidirectional 
three-level DC-DC converter with a wide voltage conversion 
range for hybrid energy source electric vehicles,” J. Power 
Electron., vol. 17, no. 2, pp. 334–345, Mar. 2017. 
[14]  K. Jin, M. Yang, X. Ruan, and M. Xu, “Three-level bidirectional 
converter for fuel-cell/battery hybrid power system,” IEEE Trans. Ind. 
Electron., vol. 57, no. 6, pp. 1976–1986, Jun. 2010. 
[15]  P. Das, S. A. Mousavi, and G. Moschopoulos, “Analysis, design, and 
control of a nonisolated bidirectional ZVS-PWM dc–dc converter with 
coupled inductors,” IEEE Trans. Power Electron., vol. 25, no. 10, pp. 
2630–2641, Oct. 2010. 
[16]  P. Jose and N. Mohan, “A novel ZVS bidirectional cuk converter for dual 
voltage systems in automobiles,” in Proc. IEEE IECON Conf. Rec., 
2003, pp. 117–122. 
[17]  I.-D. Kim, S.-H. Paeng, J.-W. Ahn, E.-C. Nho, and J.-S. Ko, “New 
bidirectional ZVS PWM Sepic/Zeta DC–DC converter,” in Proc. IEEE 
ISIE Conf. Rec., 2007, pp. 555–560. 
[18]  R. J. Wai and R. Y. Duan, “High-efﬁciency bidirectional converter for 
power sources with great voltage diversity,” IEEE Trans. Power 
Electron., vol. 22, no. 5, pp. 1986–1996, Sep. 2007. 
[19]  J. Yao, A. Abramovitz, and K. Smedley, “Steep gain bi-directional 
converter with a regenerative snubber,” IEEE Trans. Power Electron., 
vol. 30, no. 12, pp. 6845-6856, Dec. 2015. 
[20]  M. Shah, J. Sutaria, and C. Chauhan, “ Design, simulation and 
implementation of two phase interleaved bi-directional DC-DC 
converter,” in Proc. IEEE EESCO Conf. Rec., 2015, pp. 1–6. 
[21]  S. Busquets-Monge, S. Alepuz, and J. Bordonau, “A bidirectional 
multilevel boost–buck dc–dc converter,” IEEE Trans. Power Electron., 
vol. 26, no. 8, pp. 2172–2183, Aug. 2011. 
[22]  H. S. H. Chung, W. C. Chow, and S. Y. R. Hui, “Development of a 
switched-capacitor dc–dc converter with bi-directional power ﬂow,” 
IEEE Trans. Circuits Syst., vol. 47, no. 9, pp. 1383–1390, Sep. 2000. 
[23]  H. S. Chung, A. Ioinovici, and W. L. Cheung, “Generalized structure of 
bi-directional switched-capacitor dc/dc converters,” IEEE Trans. 
Circuits Syst. I, Fundam. Theory Appl., vol. 50, no. 6, pp. 743–753, Jun. 
2003. 
[24]  K. Zou, M. J. Scott, and J. Wang, “A switched-capacitor voltage tripler 
with automatic interleaving capability,” IEEE Trans. Power Electron., 
vol. 27, no. 6, pp. 2857–2868, Jun. 2012. 
[25]  O. Kirshenboim, and M. M. Peretz, "High-efficiency nonisolated 
converter with very high step-down conversion ratio," IEEE Trans. 
Power Electron., vol. 32, no. 5, pp. 3683-3690, May 2017. 
[26]  P. S. Shenoy, M. Amaro, J. Morroni, and D. Freeman, "Comparison of a 
buck converter and a series capacitor buck converter for high-frequency, 
high-conversion-ratio voltage regulators," IEEE Trans. Power Electron., 
vol. 31, no. 10, pp. 7006-7015, Oct. 2016. 
[27]  H. Ardi, A. Ajami, F. Kardan, and S. N. Avilagh, “Analysis and 
implementation of a nonisolated bidirectional DC–DC converter with 
high voltage gain,” IEEE Trans. Ind. Electron., vol. 63, no. 8, pp. 
4878–4888, Aug. 2016. 
[28]  O. Cornea, G. D. Andreescu, N, Muntean, and H. Dan, “Bidirectional 
power flow control in a DC microgrid through a switched-capacitor cell 
hybrid DC–DC converter,” IEEE Trans. Ind. Electron., vol. 64, no. 4, pp. 
3012–3022, Apr. 2017. 
[29]  L. S. Yang and T. J. Liang, “Analysis and implementation of a novel 
bidirectional DC–DC converter,” IEEE Trans. Ind. Electron., vol. 59, no. 
1, pp. 422–434, Jan. 2012. 
[30]  V. A. K. Prabhala, P. Fajri, V. S. P. Gouribhatla, B. P. Baddipadiga, and 
M. Ferdowsi, "A DC–DC converter with high voltage gain and two input 
boost stages," IEEE Trans. Power Electron., vol. 31, no. 6, pp. 
4206-4215, Jun. 2016. 
[31]  B. Wu, K. Smedley, and S. Sigmond, “A new 3X interleaved 
bidirectional switched capacitor converter,” in Proc. IEEE Appl. Power 
Electron. Conf. Expo., 2014, pp. 1433–1439. 
 
Yun Zhang (M’13) was born in Jiangsu, China, in 
1980. He received the B.S. and M.S. degrees in 
electrical engineering from the Harbin University of 
Science and Technology, Harbin, China, in 2003 and 
2006, respectively, and the Ph.D. degree in electrical 
engineering from the Harbin Institute of Technology, 
Harbin, China, in 2010. 
In 2010, he joined the Tianjin University, Tianjin, 
China, as a Lecturer in the School of Electrical and 
Information Engineering, where he is currently an 
Associate Professor. His current research interests 
include topologies, modulation, and control strategies of power converters for 
electric vehicles and microgrids. He is an Associate Editor of the Journal of 
Power Electronics. 
 
Yongping Gao was born in Shanxi, China. He received 
his B.S. degree in Electrical Engineering from the 
China University of Mining and Technology, Xuzhou, 
Jiangsu, China, in 2015. He started pursing his M.S. 
degree in Electrical Engineering from the Tianjin 
University, Tianjin, China, in 2015. His current 
research interests include power electronics converters, 
and energy management. 
 
 
 
Jing Li (M’15) received the B.Eng. (Hons.) and M.Sc. 
(Distinction) degrees both in control science and 
engineering from the Beijing Institute of Technology, 
Beijing, China, in 1999, and 2002, respectively, and 
the Ph.D. degree in electrical engineering from the 
University of Nottingham, Nottingham, U.K., in 
2010. 
She was a Research Fellow with the Power 
Electronic, Machine and Control Group, University of 
Nottingham. She is currently a Lecturer at the 
Department of Electrical and Electronic Engineering, 
University of Nottingham, Ningbo, China. Her 
research interests include condition monitoring for motor drive systems and 
power distribution systems and advanced control and design of motor drive 
systems. 
 
Mark Sumner (SM’05) received the B.Eng. degree in 
electrical and electronic engineering from Leeds 
University, Leeds, U.K., in 1986, and the Ph.D. degree 
in induction motor drives from the University of 
Nottingham, Nottingham, U.K., in 1992.  
He was with Rolls Royce, Ltd., Ansty, U.K. He was a 
Research Assistant with the University of Nottingham, 
where he became a Lecturer in October 1992, and is 
currently a Professor of electrical energy systems. His 
research interests include control of power electronic 
systems including sensorlessmotor drives, diagnostics and prognostics for 
drive systems, power electronics for enhanced power quality, and novel power 
system fault location strategies. 
